FPGA Mitigation Strategies for Critical Applications

[摘要] Technology is changing at a fast pace. Transistor geometries are getting smaller, voltage thresholds are getting lower, design complexity is exponentially increasing, and user options are expanding. Consequently, reliable insertion of error detection and correction (EDAC) circuitry has become relatively challenging. As a response, a variety of mitigation techniques are being evaluated. They range from weak EDAC circuits that save area and power to strong mitigation strategies that are a great expense to systems. This presentation will focus on radiation induced susceptibilities for a variety of FPGA types and ASIC devices. In addition, the user will be provided information on applicable mitigation strategies per device.

[发布日期] 2019-12-05

[学科分类] 电子与电气工程

[关键词] APPLICATION SPECIFIC INTEGRATED CIRCUITS;CONFIGURATIONS;ERROR CORRECTING DEVICES;EXTRATERRESTRIAL RADIATION;FIELD-PROGRAMMABLE GATE ARRAYS;MATHEMATICAL MODELS;RADIATION HARDENING;REDUNDANCY;RISK;SINGLE EVENT EFFECTS (SEE);SINGLE EVENT UPSETS (SEU)