A High Speed and Device Efficient, FPGABased Squaring Circuit

[摘要] In this paper a high speed squaring circuit for binary numbers is proposed. The methodology used is inspired from ancient Egyptian method of multiplication. Implementation of this method to binary squaring can increase speed and would improve the device utilization .It was found that the architecture targeted for Xilinx Virtex-4 FPGA( xc4vlx80- 12) used 52 , 4-input LUTS with a combinational delay of 14.972 ns for 32 bit squaring.

[关键词] Squaring Algorithm;FPGA(field-programmable gate array);VHDL;VLSI Design;Peasant multiplication .