Synthesis and Verification of Digital Circuits using Functional Simulation and Boolean Satisfiability.

[摘要] The semiconductor industry has long relied on the steady trend of transistor scaling, that is, the shrinking of the dimensions of silicon transistor devices, as a way to improve the cost and performance of electronic devices.However, several design challenges have emerged as transistors have become smaller.For instance, wires are not scaling as fast as transistors, and delay associated with wires is becoming more significant.Moreover, in the design flow for integrated circuits, accurate modeling of wire-related delay is available only toward the end of the design process, when the physical placement of logic units is known.Consequently, one can only know whether timing performance objectives are satisfied, i.e., if timing closure is achieved, after several design optimizations.Unless timing closure is achieved, time-consumingdesign-flow iterations are required.Given the challenges arising from increasingly complex designs, failing to quickly achieve timing closurethreatens the ability of designers to produce high-performance chips that can match continually growing consumer demands.In this dissertation, we introduce powerful constraint-guided synthesis optimizations that take into account upcoming timing closure challenges and eliminate expensive design iterations.In particular, we use logic simulation to approximate the behavior of increasingly complex designs leveraging a recently proposed concept, called bit signatures, which allows us to represent a large fraction of a complex circuit;;s behavior in a compact data structure.By manipulating these signatures, we can efficiently discover a greater set of valid logic transformations than was previously possible and, as a result, enhance timing optimization.Based on the abstractions enabled through signatures, we propose a comprehensive suite of novel techniques: (1) a fast computation of circuit don;;t-cares that increases restructuring opportunities, (2) a verification methodology to prove the correctness of speculative optimizations that efficiently utilizes the computational power of modern multi-core systems, and (3) a physical synthesis strategy using signatures that re-implements sections of a critical path while minimizing perturbations to the existing placement.Our results indicate that logic simulation is effective in approximating the behavior of complex designs and enables a broader family of optimizations than previous synthesis approaches.

[发布机构] University of Michigan

[效力级别] Electronic Design Automation (EDA)

[关键词] Logic Synthesis;Electronic Design Automation (EDA);Computer Aided Design (CAD);Satisfiability (SAT);Physical Design;Constraint-guided Simulation;Computer Science;Engineering;Computer Science & Engineering