A low-jitter phase-interpolation DDS using dual-slope integration

[摘要] References(5)In this paper, a new phase-interpolation DDS scheme is proposed, which uses the output of the phase accumulator to provide positive-slope integration on an integration capacitor in the first phase, and then performs negative-slope integration operation on the same integration capacitor in the second phase. By using dual-slope integration on a single capacitor, the delay time error caused by capacitance error can be avoided and the die size can be reduced in circuit implementation. Therefore, the proposed DDS without ROM tables can achieve a low-jitter clock output due to generating the more precise delay time.

[学科分类] 电子、光学、磁材料

[关键词] phase-interpolation DDS;dual-slope integration;capacitance error;delay time error