已收录 273081 条政策
 政策提纲
  • 暂无提纲
A low-kickback-noise and low-voltage latched comparator for high-speed folding and interpolating ADC
[摘要] References(6)Cited-By(2)A novel low-kickback-noise Class-AB latched comparator utilizing unilateralization technique is presented for high-speed folding and interpolating analog-to-digital converter (ADC).The load transistors are independent with the clock signal. So the comparator can suppress the kickback noise significantly and work at low power supply. Dummy transistors and neutralization technique are also introduced to further reduce the noise. The comparator is simulated in 0.18-µm standard digital CMOS technology. A very low kickback noise voltage of 0.14mV is realized at the differential input voltage of 300mV.The power dissipation is about 202µW at 1.8V supply voltage, 250MHz clock frequency.
[发布日期]  [发布机构] 
[效力级别]  [学科分类] 电子、光学、磁材料
[关键词] latched comparator;kickback noise;analog-to-digital converters [时效性] 
   浏览次数:40      统一登录查看全文      激活码登录查看全文